

## Refine Search

### Search Results -

Terms	Documents
L4 and (PCI or "PCI Express")	54

Database:

**US Pre-Grant Publication Full-Text Database**

US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:






### Search History

DATE: Monday, June 11, 2007    [Purge Queries](#)    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB; PLUR=YES; OP=OR</i>			
<u>L5</u>	L4 and (PCI or "PCI Express")	54	<u>L5</u>
<u>L4</u>	l2 same (mode or type or phase)	588	<u>L4</u>
<u>L3</u>	L2 and (PCI or "PCI Express")	249	<u>L3</u>
<u>L2</u>	(port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	2332	<u>L2</u>
<i>DB=DWPI; PLUR=YES; OP=OR</i>			
<u>L1</u>	(port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	250	<u>L1</u>

END OF SEARCH HISTORY

## Refine Search

### Search Results -

Terms	Documents
L7 and (PCI or "PCI Express")	123

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:






### Search History

DATE: Monday, June 11, 2007    [Purge Queries](#)    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L8</u>	L7 and (PCI or "PCI Express")	123	<u>L8</u>
<u>L7</u>	l6 same (mode or type or phase)	9329	<u>L7</u>
<u>L6</u>	(port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	25620	<u>L6</u>
<i>DB=PGPB; PLUR=YES; OP=OR</i>			
<u>L5</u>	L4 and (PCI or "PCI Express")	54	<u>L5</u>
<u>L4</u>	l2 same (mode or type or phase)	588	<u>L4</u>
<u>L3</u>	L2 and (PCI or "PCI Express")	249	<u>L3</u>
<u>L2</u>	(port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	2332	<u>L2</u>
<i>DB=DWPI; PLUR=YES; OP=OR</i>			
<u>L1</u>	(port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	250	<u>L1</u>

## Refine Search

### Search Results -

Terms	Documents
L8 and L9	5

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L10





### Search History

DATE: Monday, June 11, 2007    [Purge Queries](#)    [Printable Copy](#)    [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u>	<u>Se</u> <u>Nat</u> <u>res</u> <u>se</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
<u>L10</u> L8 and L9	5	<u>L1</u>
<u>L9</u> 710/100,33,300- 302,72,306,313;345/520,531;361/679,683,783;709/253;326/37;375/376;370/254.ccls.	17257	<u>L9</u>
<u>L8</u> L7 and (PCI or "PCI Express")	123	<u>L8</u>
<u>L7</u> l6 same (mode or type or phase)	9329	<u>L7</u>
<u>L6</u> (port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	25620	<u>L6</u>
<i>DB=PGPB; PLUR=YES; OP=OR</i>		
<u>L5</u> L4 and (PCI or "PCI Express")	54	<u>L5</u>
<u>L4</u> l2 same (mode or type or phase)	588	<u>L4</u>
<u>L3</u> L2 and (PCI or "PCI Express")	249	<u>L3</u>
<u>L2</u> (port near10 connect\$4) same (set or bunch or group) same (less or smaller or "same")	2332	<u>L2</u>

*DB=DWPI; PLUR=YES; OP=OR*

L1 (port near10 connect\$4) same (set or bunch or group) same (less or smaller or  
"same")

250 L

END OF SEARCH HISTORY

## Refine Search

---

### Search Results -

Terms	Documents
L1 and L3	308

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:






---

### Search History

---

DATE: Monday, June 11, 2007    [Purge Queries](#)    [Printable Copy](#)    [Create Case](#)

Set Name   Query  
 side by side

Hit Count   Set Name  
 result set

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L4</u>	l1 and L3	308	<u>L4</u>
<u>L3</u>	L2 and (card or board or motherboard)	30455	<u>L3</u>
<u>L2</u>	(port near10 connect\$4) same (mode or type or phase)	106141	<u>L2</u>
<u>L1</u>	710/14,106,107,305,311;370/351.ccls.	5686	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

[Search Results](#)[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(( port&lt;in&gt;metadata ) &lt;and&gt; ( connect\*&lt;in&gt;metadata ) )&lt;and&gt; ( set&lt;in&gt;..."

☒ e-mail

Your search matched 1 of 1585504 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

## » Search Options

[View Session History](#)[New Search](#)

## Modify Search

(( port&lt;in&gt;metadata ) &lt;and&gt; ( connect\*&lt;in&gt;metadata ) )&lt;and&gt; ( set&lt;in&gt;metadata ) a

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

## » Key

IEEE JNL IEEE Journal or Magazine

IET JNL IET Journal or Magazine

IEEE CNF IEEE Conference Proceeding


IET CNF IET Conference Proceeding

IEEE STD IEEE Standard

[Select All](#) [Deselect All](#)

- ☐ 1. **HiBRID-SoC: a system-on-chip architecture with two multimedia DSPs and**  
 Friebe, L.; Stolberg, H.-J.; Berekovic, M.; Moch, S.; Kulaczewski, M.B.; Dehnert,  
 R.;  
[SOC Conference, 2003. Proceedings. IEEE International \[Systems-on-Chip\]](#)  
 17-20 Sept. 2003 Page(s):85 - 88  
[AbstractPlus](#) | Full Text: [PDF](#)(461 KB) IEEE CNF  
[Rights and Permissions](#)

Indexed by

[Help](#) [Contact Us](#) [Privacy & ;](#)

© Copyright 2006 IEEE -



☐ AbstractPlus

◀ [View Search Results](#)

Access this document

Full Text: [PDF](#) (461 KB)

Download this citation

Choose [Citation & Abstract](#)

Download [ASCII Text](#)

» [Learn More](#)

[Rights and Permissions](#)

» [Learn More](#)

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) | [Sitemap](#) | [Help](#)

Welcome United States Patent and Trademark Office

[BROWSE](#)

[SEARCH](#)

[IEEE XPLORE GUIDE](#)

[SUPPORT](#)

[e-mail](#) [printer friendly](#)

## HiBRID-SoC: a system-on-chip architecture with two multimedia DSPs and a RISC core

Friebe, L., Stolberg, H.-J., Bersekovic, M., Moch, S., Kulaczewski, M.B., Dehnhardt, A., Pirsch, R.,  
Inst. für Mikroelektronische Syst., Hannover Univ., Germany

This paper appears in: [SOC Conference, 2003. Proceedings. IEEE International \[Systems-on-Chip\]](#)

Publication Date: 17-20 Sept. 2003

On page(s): 85 - 88

Number of Pages: 427

ISSN:

INSPEC Accession Number: 7816081

Posted online: 2003-11-03 15:50:00.0

### Abstract

The HiBRID-SoC integrates three fully programmable processor cores, each optimized towards a particular class of algorithm: the HiPAR-DSP for DSP oriented functions, the macroblock processor for block oriented algorithms, and the stream processor for bitstream processing. Dedicated interface units for SDRAM, serial Flash, and host system access are connected via a 64 bit AMBA AHB system bus with the processor cores. Dual-port memories between the processor cores facilitate fast data and control information exchange between the cores. The HiBRID-SoC is fabricated in a 0.18  $\mu\text{m}$ /m 6LM standard-cell technology, occupies about 82 mm<sup>2</sup>/sup 2/, and operates at 160 MHz.

### Index Terms

Inspec

### Controlled Indexing

[digital signal processing chips](#) [integrated circuit design](#) [logic design](#) [multimedia computing](#)  
[reduced instruction set computing](#) [system buses](#) [system-on-chip](#)

### Non-controlled Indexing

[0.18 micron](#) [160 MHz](#) [64 bit ARB system bus interface](#) [DSP oriented functions](#) [HiBRID-SoC](#) [RISC core](#) [SDRAM](#) [SoC](#) [bitstream processing](#) [block oriented algorithms](#) [control information exchange](#) [data information exchange](#) [dual-port memories](#) [fully programmable processor cores](#) [host system access](#) [macroblock processor](#) [multimedia DSP](#) [multimedia signal processing applications](#) [serial Flash](#) [stream processor](#) [system-on-chip architecture](#)

### Author Keywords

Not Available